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Among the ferroelectric thin films used in field-effect transistor devices; the ferroelectric copolymer
of polyvinylidene fluoride 共PVDF兲 共–CH2 – CF2–兲, with trifluoroethylene 共TrFE兲 共–CHF– CF2–兲, has
distinct advantages, including low dielectric constant, low processing temperature, low cost, and
compatibility with organic semiconductors. The operation of a metal-ferroelectric-insulatorsemiconductor structure with P共VDF-TrFE兲 as the ferroelectric layer was analyzed and optimized by
numerical solution of the Miller and McWhorter model. A model device consisting of 20 nm
PVDF/TrFE on a 10-nm-thick high-k dielectric buffer exhibits a memory window of 5 V with an
operating voltage of ⫾15 V. The operating voltage can be reduced to ⫾12 V by reducing the
ferroelectric and dielectric thicknesses to 10 and 5 nm, respectively. © 2009 American Institute of
Physics. 关doi:10.1063/1.3271581兴
I. INTRODUCTION

present work extends this model to ferroelectric polymer LB
films, which have very different operating characteristics.16

A promising material class for use in nonvolatile memories consists of ferroelectric polymers, such as polyvinylidene fluoride 共PVDF, consisting of C2H2 – C2F2 monomers兲 and its copolymers with trifluoroethylene
共–CHF– CF2–兲.1 The VDF copolymers have a large spontaneous polarization, approximately 0.1 C / m2, excellent polarization stability, and switching times as short as 25 ns.2
Their high resistivity of up to 1000 ⍀ cm means low leakage, suitable for nondestructive readout applications. Furthermore, they do not require high-temperature processing,
have outstanding chemical stability, low fabrication costs,
and are nontoxic. Ferroelectric polymers have been incorporated into nonvolatile memory devices, such as metalferroelectric-insulator-semiconductor 共MFIS, see Fig. 1 inset兲 capacitors and ferroelectric field-effect transistor 共FeFET兲 structures, in both spun film3–5 and Langmuir–Blodgett
共LB兲 form.6,7
Miller and co-workers8,9 provided a useful model for the
device characteristics of MFIS and Fe-FET structures by
combining the charge-sheet model for the semiconductor surface potential10 with a tanh function representation of the
ferroelectric polarization hysteresis.11 This model provides
insight into the nonlinear and hysteretic interplay between
the polarization state of the ferroelectric and the surface
charge of the semiconductor to illustrate, for example, the
importance of high doping to achieve high polarization remanence after biasing the semiconductor into strong
inversion,12 and how minor hysteresis loops in the ferroelectric result in different device state paths.13 The Miller–
McWhorter model has previously been applied to model
MFIS 共Ref. 14兲 and Fe-FET 共Ref. 15兲 structures containing
oxide ferroelectrics such as lead zirconate-titanate. The
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II. SUMMARY OF THE MODEL

The electrostatic model for the MFIS capacitor structure
共Fig. 1 inset兲 is obtained from Maxwell’s equations, the constitutive relations for each layer, and appropriate boundary
conditions. For all layers, the electric field E and the electric
potential  are related by E = −ⵜ, where the total potential
drop across the device, the gate bias voltage, is
VG = ⌽MS −

S P f d f
−
+ S ,
C  0 f

共1兲

FIG. 1. Polarization-electric field 共P-E兲 hysteresis loop for a ferroelectric
film modeled from Eq. 共3兲 using parameters listed in Table I. Inset: Structure
of an MFIS consisting of a doped silicon wafer, passive oxide layer, ferroelectric layer, and gate electrode.
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where S is the semiconductor surface potential, S is the
semiconductor surface charge, P f is the ferroelectric polarization, 0 is the vacuum permittivity,  f,i is the dielectric
constant and d f,i is the thickness of the ferroelectric or insulating layer, and ⌽MS is the work function difference between the gate metal and the semiconductor.
While the insulating layer is adequately described by a
linear dielectric constant 共as represented in Eq. 共2兲兲, the
semiconductor and ferroelectric layers introduce both nonlinearity and hysteresis. The electric displacement of the ferroelectric layer Do = 0 f E f + P f 共E兲 consists of contributions
from linear polarizability plus the ferroelectric polarization
P f 共E兲, which depends on both the magnitude and history of
the electric field E. In the case of saturated hysteresis loops,
we choose the hyperbolic tangent 共tanh兲 form of the 共P-E兲
hysteresis loop8,9

冋

P f 共E兲 = ⫾ PS tanh

册

共⫾E − EC兲
,
2␦

共3兲

where PS is the saturation polarization and the loop shape
parameter

冋冉

␦ = EC ln

1 + PR/PS
1 − PR/PS

冊册

−1

共4兲

depends also on the remanent polarization PR. The ⫾ signs
refer to sweeping the field toward negative and positive saturation, respectively. The tanh form of the P-E hysteresis loop
共Fig. 1兲 described by Eq. 共2兲 is a good fit to data from polycrystals and crystals that support a large number of domains
during switching.8
The semiconductor state is defined by performing an iteration in the surface potential and through the following
expression,8 which relates the silicon surface charge density
S to the silicon surface potential S through the expression

S = ⫿ 冑2qeNA0S
⫻关冑e2F/t共− t + S + te−S/t兲 − t − S + teS/t兴 ,
共5兲
where t = kT / e, S is the dielectric constant of the semiconductor, NA is the dopant concentration, and F is the quasiFermi potential

F =

冉 冊

NA
kT
ln
.
e
ni

共6兲

Saturation of the ferroelectric polarization requires a
larger voltage 共than in accumulation兲 because of the potential
drop across the depletion layer.13 The gate voltage required
to saturate the ferroelectric film can be determined by noting
that the semiconductor potential in the strong inversion mode
is twice the Fermi potential, S = 2F.
The recommended device operating voltage would be
the minimum gate voltage required to saturate the ferroelec-

FIG. 2. The required saturation gate voltage as a function of ferroelectric
film thickness for different thicknesses of silicon oxide 共a兲 and hafnium
oxide 共b兲.

tric film, and can be determined by inserting the saturation
values, PS and ES into Eq. 共1兲 to yield the following expression:
S
= ⌽MS +
VGB

 0 f E S P Sd i
+
+ 2F .
C
 0 i

共7兲

The saturation field of the ferroelectric film ES is conservatively set at 150% of the nominal coercive field EC, the half
width of the hysteresis loop. While the polarization and dielectric constant are insensitive to thickness, the coercive
field depends strongly on thickness, ranging from 50 MV/m
in thick films, to 500 MV/m in films of 15 nm or thinner.17
The device operation voltage, therefore, depends on both the
ferroelectric film thickness and the thickness and dielectric
constant of the insulating layer. This is illustrated in Fig. 2
for two insulators. For silicon oxide 关i = 3.9, Fig. 2共a兲兴, the
saturation gate voltage is quite high, even with thickness
10 nm. For hafnium oxide 关i = 25, Fig. 2共b兲兴, the saturation
voltage is significantly reduced, and is more sensitive to the
thickness of the ferroelectric layer.
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TABLE I. Parameters used in the model.
Parameter
Silicon doping level NA
Insulating layer dielectric constant i
Insulating layer thickness di
Ferroelectric layer dielectric constant  f
Ferroelectric layer saturation polarization PS
Ferroelectric layer remanent polarization PR
Ferroelectric layer coercive field EC
Ferroelectric layer thickness d f

Value
1 ⫻ 10 cm−3 共p-type兲
25 共hafnium oxide兲
3.9 共silicon oxide兲
10 nm
10
0.1 C / m2
0.09 C / m2
125 MV/m
20 nm
16

III. MODEL APPLICATION TO FERROELECTRIC
COPOLYMER FILMS

In this section, the model developed by Miller and
McWhorter9 will be applied to investigate a particular MFIS
device involving a 20-nm-thick PVDF copolymer film. The
model takes into account the properties of the ferroelectric
copolymer LB films,6,16,18 as summarized in Table I. A nominal coercive field of 125 MV/m suffices, and the remainder
of the modeling will use this value. The hysteresis loop for
the ferroelectric layer 共Fig. 1兲 is difficult to measure directly
in MFIS structures but it is readily extracted from the model
as shown in Fig. 3共a兲, where the field in the ferroelectric film
reached a maximum of 450 MV/m 共or about 2.6 times the
coercive field兲 in the accumulation mode. Because of the
hysteresis in this field plot, a significant field exists in the
ferroelectric layer even at zero gate bias. This zero-bias field
tends to destabilize the polarization state and thus it is referred to as the “depolarization field.” The depolarization
field arises because the oxide or semiconductor that is in
direct contact with the ferroelectric cannot provide enough
charges to fully compensate for the surface charge of the
polarized ferroelectric. The depolarization field is the cause
for the reduced remanent polarization evident in a narrowing
of the hysteresis loop shown in Fig. 3共b兲, compared to the
one from the simple MFM capacitor 共Fig. 1兲, where the
metal electrodes 共ideally兲 provide complete compensation of
the polarization. The depolarization field in the MFIS is
larger after saturating the sample in strong inversion
共125 MV/m兲 with positive gate bias than in accumulation
共100 MV/m兲 with negative gate bias and therefore the MFIS
should be slightly more stable in the negative-bias polarization state. The depolarization field will tend to further reduce
film polarization and consequently reduce the capacitance
hysteresis over time, making the states less distinct. Film
depolarization is therefore an important issue in state retention. It should be noted that this model assumes that electrostatic steady state is always established within the device
structure. This may not be the case if higher ramp rates are
used and the ferroelectric film 共or semiconductor surface
charge兲 is not given enough time to come to equilibrium. In
those situations, minority carriers in inversion mode may not
respond to the applied signal and the remanent polarization
would be reduced. That is, the finite minority carrier response time or polarization switching time, or both, will tend
to shrink the memory window under high-speed operation.19

FIG. 3. State of the ferroelectric layer in the MFIS as the gate voltage is
cycled: 共a兲 electric field; 共b兲 electric polarization.

The capacitance-voltage curve 共Fig. 4兲 of the MFIS
structure reveals the same features as those seen in a typical
capacitance-voltage hysteresis loop for a metal-oxidesemiconductor device but with hysteresis due to the switch-

FIG. 4. Capacitance-voltage hysteresis of an MFIS capacitor.
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able polarization of the ferroelectric. 共If the capacitance is
measured at a frequency higher than the reciprocal minority
carrier response time, then the capitance stays low in inversion, as is often observed.6,10兲 Because of this hysteresis, the
value of the flat band 共the point where the silicon surface
potential is zero兲 and threshold 共boundary between depletion
and inversion兲 voltages depends on the electrical history of
the sample. The amount of hysteresis is quantified by the
horizontal voltage shift, called the “memory window,” where
the maximum memory window is achieved when the polarization is saturated in both states. The maximum width of the
memory window ⌬VTH = 2ECdF depends only on the properties of the ferroelectric layer. For the capacitance hysteresis
loop in Fig. 4, which was obtained with a coercive field of
125 MV/m and ferroelectric film thickness of 10 nm, the
memory window is 5 V. Although hysteresis is clearly shown
in the C-V characteristics of the modeled MFIS capacitor, it
is more difficult to achieve a significant zero gate bias on/off
ratio in the source-drain current of a ferroelectric field effect
transistor memory because of the requirement of strong inversion mode for source-drain current. The capacitance data
do show that at zero bias one of the states remains in the
strong inversion mode 共high source-drain conductivity兲
while the other remains in accumulation. Thus, the model
implies a measurable, nonvolatile on/off ratio in drain current for the corresponding ferroelectric field effect transistor.
In summary, we evaluated ferroelectric polymer based
gate structures and determined that an operating voltage of
12 V is expected for a fully saturated 10 nm LB ferroelectric
layer on a 5 nm insulating layer with a large dielectric constant. In the case of ferroelectrics that have large coercive
fields, such as PVDF and its copolymers, a large memory
window is easily achieved due to the large coercive field of
the copolymer but this comes at the expense of large operating voltages. The copolymer’s relatively low permittivity
共 f = 10兲 results in a smaller voltage drop across the buffer
layer compared to perovskite ferroelectrics, which have a
much higher dielectric permittivity 共 f = 250兲. The large remanent polarization is favorable because it can lead to higher
drain-source currents in the Fe-FET structure. However, this
also means that the ferroelectric cannot be fully polarized
with low voltage operation, and less–stable subloops are
present. Regarding the dielectric layer, it should have a high
permittivity and breakdown field so that the ferroelectric can
be polarized as much as possible without experiencing
breakdown. This extra dielectric layer can reduce the current

density through the capacitor stack and prohibit charge injection, particularly if the semiconductor and ferroelectric band
gaps are a mismatch; but it separates the ferroelectric polarization from the compensation charge in the semiconductor,
which is limited even without the buffer layer. Since both the
properties of the ferroelectric and insulating layers prohibit
saturation at low voltages in field effect devices based on
ferroelectric polymers, much attention should be given to the
retention times in such structures. It is interesting to note that
a saturation voltage of 6 V has been achieved for a MFIS
consisting of a 100 nm 77/23 copolymer spun film on a 3 nm
Ta2O5 insulator with approximate dielectric constant of 25.5
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